LOGIC INTEGRATED CIRCUITS - AN OVERVIEW

Below we demonstrate that equally disadvantages may be eliminated in CNT-based PTL circuits by using threshold voltage engineering and combining PTL circuits with CMOS inverters. Primary logic gates for instance OR and AND, together with the far more elaborate whole adder, multiplexer (MUX) and demultiplexer (DEMUX) circuits are efficiently fabrica